Search In this Thesis
   Search In this Thesis  
العنوان
Ultra Low power Digital to analog converter using successive approximation register logic with voltage offset cancellation technique /
الناشر
Karim Mohamed Abozeid Khalifa ,
المؤلف
Karim Mohamed Abozeid Khalifa
تاريخ النشر
2015
عدد الصفحات
75 P. :
الفهرس
Only 14 pages are availabe for public view

from 94

from 94

Abstract

This Thesis discusses an Analog to Digital converter using successive approximation algorithm that is used in ultra-low power applications. The discussion includes various architectures of the blocks of the main architecture achieving the least power consumption of these blocks and introducing offset cancellation technique