Search In this Thesis
   Search In this Thesis  
العنوان
FPGA implementation of timing recovery in DVB-T2 /
الناشر
Sherif Maher Saad Elewa ,
المؤلف
Sherif Maher Saad Elewa
تاريخ النشر
2017
عدد الصفحات
88 P. ;
الفهرس
Only 14 pages are availabe for public view

from 105

from 105

Abstract

DVB-T2 received signal, being an OFDM signal, suffers from timing errors. The broad objective of this study is to illustrate how to recover the time for the DVB-T2 received signal. This is done using robust algorithms divided on two main stages. Firstly, the accurate start of the frame detection. Secondly, the sampling frequency offset detection and correction. The hardware implementation for the proposed system is presented using some methods to reduce the hardware complexity keeping the performance. The RTL implementation is simulated on modelsim and tested on altera stratix III device