الفهرس | Only 14 pages are availabe for public view |
Abstract In this thesis we introduce a new design methodology for Voltage-to-Frequency Converters (VFCs) circuits suitable for Time-Based Analog-to-Digital Converters (T-ADCs) circuits. This new methodology is tested using the parasitic after post layout using Cadence based on TSMC 65nm CMOS technology |